

Diagnosing Single Faults in Fanout-Free Combinational Circuits

GEORGE MARKOWSKY

Abstract—We show how to construct, in a simple manner, a test set having $n + 1$ tests for a fanout-free combinational circuit with n primary inputs which distinguishes (diagnoses) nonequivalent single faults. This result is an improvement over the upper bound in [1, Theorem 3.9] of $n + g$ (g is the number of primary input gates) and the upper bound in [3, Theorem 4], [5] of $2n$ for the least number of tests required to distinguish among nonequivalent single faults.

Index Terms—Algorithm, diagnosing single faults, fanout-free combinatorial circuits, stuck line fault, test set.

I. INTRODUCTION

Throughout this paper we shall be talking about the standard stuck line fault model. The reader should consult [1], [2], or [3] if additional information is desired.

We say that a test set T diagnoses single faults if given any two nonequivalent faults (nonequivalent means that they differ on some input) we can find a test $t \in T$ on which the two faults differ. Clearly, we cannot expect to do any better than to determine the equivalence class of the fault. The algorithm we present produces a single fault diagnostic test set of size $n + 1$ where n is the number of inputs of the fanout-free combinational circuit. This is an improvement over the upper bounds of [1], [3], and [5].

Since the structure of single faults is known for fanout-free combinational circuits (see [2, p. 1501]), we will not bother to relate the test set we construct to particular faults. Such a relationship is implicit in the algorithm we give and can be worked out by the interested reader.

II. THE ALGORITHM

Given a test set T for a given circuit, we use $T^u(T^z)$ to denote those tests on which the fault-free circuit has the value 1(0). The algorithm proceeds inductively. We assume that we know what the single fault diagnostic test sets look like on each of the input lines to a gate G , and then we produce a single fault diagnostic test set for the circuit having G as its output gate. Furthermore, to simplify discussion, we will just write out the algorithm in detail for the case where G is a k input AND gate G .

We will use l_1, \dots, l_k to denote the input lines of G , and T_1, \dots, T_k to denote single fault diagnostic test sets for the circuits for which l_1, \dots, l_k (respectively) function as output lines. Furthermore, we let f_i ($i = 1, \dots, k$) denote the Boolean function computed by the fault-free circuit for which l_i is the output line and n_i is the number of inputs feeding l_i . Note that each $f_i \neq 0, 1$; thus, $T_i^1 \neq \emptyset \neq T_i^0$. Thus, in the absence of faults, the output of G

should produce the function $f = f_1 \wedge \dots \wedge f_k \neq 0, 1$. One additional notational convention is that for $t_i \in T_i$ we use (t_1, \dots, t_k) to denote the test that consists of simultaneously applying t_i to the inputs feeding l_i for all i .

With everything as described above, let u_i be an arbitrary member of T_i^1 and define

$$\begin{aligned} T^u &= \{(t, u_2, \dots, u_k) \mid t \in T_1^1\} \cup \dots \\ &\quad \cup \{(u_1, \dots, u_{k-1}, t) \mid t \in T_k^1\} \\ T^z &= \{(t, u_2, \dots, u_k) \mid t \in T_1^0\} \cup \dots \\ &\quad \cup \{(u_1, \dots, u_{k-1}, t) \mid t \in T_k^0\} \end{aligned}$$

and

$$T = T^u \cup T^z.$$

Note that T is very close to the set produced by Procedure 2 in [5].

We now have the following theorem.

Theorem: T is a single fault diagnosing test set for the circuit ending at G . $|T^u| = \sum_{i=1}^k |T_i^1| - k + 1$ and $|T^z| = \sum_{i=1}^k |T_i^0|$. Thus, $|T| = \sum_{i=1}^k |T_i| - k + 1$.

Proof: If a single fault or no fault occurs in the circuit, then the output of G is one of the functions 0, 1,

$$\begin{aligned} &g_{11} \wedge f_2 \wedge \dots \wedge f_k, \\ &g_{12} \wedge f_2 \wedge \dots \wedge f_k, \dots, g_{1m_1} \wedge f_2 \wedge \dots \wedge f_k, \\ &f_1 \wedge g_{21} \wedge f_3 \wedge \dots \wedge f_k, \dots, f_1 \wedge g_{2m_2} \wedge f_3 \wedge \dots \wedge f_k, \dots, \\ &f_1 \wedge f_2 \wedge \dots \wedge f_{k-1} \wedge g_{km_k}, \quad f_1 \wedge \dots \wedge f_k \end{aligned}$$

where g_{ip} ($p = 1, \dots, m_i$) are the nonequivalent nonzero functions which can occur as a result of a single fault in the circuit having l_i as an output line (see [2], [4]).

Since each $f_1 \wedge \dots \wedge g_{ip} \wedge \dots \wedge f_k$ is 0 on any element of the form $(u_1, \dots, u_{r-1}, t, u_{r+1}, \dots, u_k)$ with $r \neq i$ and $t \in T_r^z$ and 1 on some element of the form $(u_1, \dots, u_{i-1}, t, u_{i+1}, \dots, u_k)$ with $t \in T_i$ (since T_i distinguishes f_{ij} from 0), T clearly distinguishes between 0, 1 and the other faults. Since $T^z \neq \emptyset \neq T^u$, T diagnoses the faults 0, 1.

We now show that if θ, γ are two distinct functions in the list given at the start of the proof such that $\theta, \gamma \neq 0, 1$, then some element of T causes them to assume different values. There are two cases to consider.

Case 1: θ and γ differ only in the i th conjunct. Here it is clear that T distinguishes between θ and γ since some $t \in T_i$ distinguishes between the i th conjunct of θ and γ , whence $(u_1, \dots, u_{i-1}, t, \dots, u_k)$ distinguishes between θ and γ . In particular, this shows that T detects all single faults (it actually detects all multiple faults; see [2], [4]).

Case 2: θ and γ differ in the i th and j th conjuncts with $i \neq j$. Thus, we may assume that $\theta = f_1 \wedge \dots \wedge g_{ip} \wedge f_{i+1} \wedge \dots \wedge f_k$ and $\gamma = f_1 \wedge \dots \wedge g_{jq} \wedge f_{j+1} \wedge \dots \wedge f_k$. Note that θ is 0 on

Manuscript received April 5, 1978; revised June 25, 1979.
The author is with the Department of Computer Sciences, IBM T. J. Watson Research Center, Yorktown Heights, NY 10598.

$$T^z = \{(u_1, \dots, u_{i-1}, t, u_{i+1}, \dots, u_k) \mid t \in T_i^z\}$$

and γ is 0 on

$$T^z = \{(u_1, \dots, u_{j-1}, t, u_{j+1}, \dots, u_k) \mid t \in T_j^z\}.$$

Since the union of the two sets in the previous sentence is all of T^z , either some element of T^z distinguishes between θ and γ or θ and $\gamma \equiv 0$ on T^z . In the first instance, we are done. In the second, we continue the argument as follows.

First note that if γ and θ are identically 0 on T^z , then $g_{i_p} \equiv 0$ on T_i^z and $g_{j_q} \equiv 0$ on T_j^z . Since $g_{i_p} \neq f_i$, $g_{i_p} \equiv 0$ on T_i^z and T_i^z diagnoses all faults which can occur at l_i , there exist $t_1, t_2 \in T_i^z$ such that $g_{i_p}(t_1) = 1$ and $g_{i_p}(t_2) = 0$. Let $t_1^* = (u_1, \dots, u_{i-1}, t_1, u_{i+1}, \dots, u_k)$ and $t_2^* = (u_1, \dots, u_{i-1}, t_2, u_{i+1}, \dots, u_k)$. If $g_{j_q}(u_j) = 0$, then $\theta(t_1^*) = 1$ while $\gamma(t_1^*) = 0$. If $g_{j_q}(u_j) = 1$, then $\theta(t_2^*) = 0$ while $\gamma(t_2^*) = 1$. Since $t_1^*, t_2^* \in T^z$, T distinguishes between θ and γ .

Finally, note that $|T^z|$ is just the sum of the $|T_i^z|$ since all the subsets we used to create T^z are disjoint, while $|T^u|$ is just the sum of the $|T_i^u|$ minus $(k-1)$ since the element (u_1, \dots, u_k) belongs to each of the subsets we used to create T^u . \square

Corollary: A fanout-free combinational circuit with n primary inputs has a single fault diagnosing test set containing exactly $n+1$ tests.

Proof: The proof proceeds by induction on n . For $n=1$ or 2 , the result is obvious. Now consider the case of the AND gate described earlier. By induction we choose T_i so that $|T_i| = n_i + 1$ where n_i is the number of primary inputs feeding the line l_i . By the theorem $|T| = \sum_{i=1}^k (n_i + 1) - k + 1 = (\sum_{i=1}^k n_i) + 1 = n + 1$. The proof for other kinds of gates is essentially identical. \square

ACKNOWLEDGMENT

The author would like to acknowledge some stimulating discussions with C. Cha on the subject of diagnostic test sets and one of the referees for pointing out [5].

REFERENCES

- [1] J. P. Hayes, "A study of digital network structure and its relation to fault diagnosis," Coordinated Sci. Lab., Univ. Illinois, Urbana, Rep. R-467, May 1970.
- [2] —, "A NAND model for fault diagnosis in combinational logic network," *IEEE Trans. Comput.*, vol. C-20, pp. 1496-1506, 1971.
- [3] —, "On realizations of Boolean functions requiring a minimal or near-minimal number of tests," *IEEE Trans. Comput.*, vol. C-20, pp. 1506-1513, 1971.
- [4] G. Markowsky and C. W. Cha, "No single fault test set is smaller than any minimal fault test set for a fanout-free combinational circuit," IBM T. J. Watson Res. Cen., Yorktown Heights, NY, Tech. Rep. RC-6483, Apr. 1977.
- [5] T. Pisanski and R. Murn, "A method for multiple fault diagnosis in fanout free networks," in *Proc. 1975 Int. Symp. on Fault-Tolerant Computing (FTC-5)*, Paris, France, 1975, p. 239.